[공학기술]디지털 시스템 설계 7장 연습문제(일부)

소개글

디지털 시스템 설계 7장 연습문제 입니다.
PCS(충북대)교수님과목입니다.
VHDL 코드와 웨이브폼 포함

목차

P7.1 Analyze the following FSMs and derive the state diagram for it
P7.2 Analyze the following FSMs and derive the state diagram for it
P7.3 synthesize a FSM circuit using D flip-flops for the following state diagrams
7.8 Design a modulo-4 up-down counter using D flip-flops.
7.13 Design a counter that counts in the following sequence (1, 4, 6, 7, 1, 4, 6, 7,...)

본문내용

P7.1 Analyze the following FSMs and derive the state diagram for it
(a) C is an input, and a and b are outputs

본문 회로 참조

참고 자료

없음